Abstract-In this work we present a substrate isolated single photon avalanche diode designed and fabricated in 180 nm CMOS technology. Substrate isolation is ensured by design to enable lower electrical crosstalk and to ease circuit integration. The presented device achieves wide spectral sensitivity enabling greater than 40% photon detection probability from 440 to 620 nm wavelength at 10 V excess bias. For a 12 μm active diameter, the dark count rate of the device is 17 Hz and 1.45 kHz at 2 and 10 V excess bias, respectively, while the after pulsing probability is less than 0.3% with 300 ns dead time at 10 V excess bias, and timing jitter was 70 ps (full width at half maximum) when using 405 nm wavelength laser.
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I. INTRODUCTION

P
HOTOMULTIPLIER tubes (PMTs) enabling single photon detection with picosecond timing accuracy has been the detector of choice for various single-photon applications such as in Positron emission tomography, Single-photon emission computed tomography, Fluorescence-lifetime imaging microscopy (FLIM), Förster resonance energy transfer (FRET), Fluorescence correlation spectroscopy (FCS), etc. However, with the advent of single-photon avalanche diodes (SPADs) also known as Geiger-mode avalanche diode a solid-state replacement to bulky PMTs has been made feasible.
SPADs designed in silicon [1] - [3] have evolved over years aided by novel designs and fabrication process enhancements [4] - [14] . With the introduction of SPAD devices in CMOS [15] and further in deep-submicron (DSM) CMOS, realization of massively parallel arrays of photon detector with time-of-arrival circuitry and on-chip data processing was made feasible [16] - [26] . As the multi-pixel based CMOS SPAD imagers are getting adopted in various applications [27] - [35] , the need to enhance the device performance is also increasing.
To date, a number of DSM CMOS SPADs have been investigated based on p + /nwell and n+/pwell single-sided abrupt junctions. Though different guard ring structures [36] - [38] were experimented to avoid edge breakdown, it was found that dark noise was very high, mainly due to band-to-band tunneling and trap-assisted tunnelling that results from reduced annealing and drive-in diffusion steps [38] . In certain designs, additional noise have emerged from deep traps in shallow trench isolation [36] . However, a novel design reported in [39] helped reduce tunneling noise. Further, in [40] the noise was reduced down to 0.05 Hz/μm 2 with the use of special enrichment implants.
Though noise was brought down to acceptable levels, for applications such as in FLIM, FRET, FCS, there is always a constant push in enhancing the device spectral sensitivity. Generally, in CMOS technology junctions formed near the silicon surface have resulted in narrower spectral responses. In [41] , [42] and in [43] wide spectral sensitive junctions were reported either using substrate as one of the junction nodes or substrate acting as a photon collection region. In either of these designs the depletion region formed with substrate requires isolation from transistors and also from the adjacent SPADs to reduce crosstalk. Though an silicon photo multiplier (SiPM) designed with substrate acting as its anode was reported in [44] , at the time of the writing of this paper the impact of crosstalk on the SiPM's performance was not clear.
Hence, in this work, we focus on enhancing the spectral response of conventional designs enabling substrate isolation as it can reduce crosstalk and can ease circuit integration. The reported device fabricated in 180 nm CMOS process, enables more than 40% photon detection probability (PDP) from 460 to 620 nm at 10 V excess bias.
The remainder of this paper is organized as follows: Section II explains the device design; Section III presents the device characterization results; Section IV compares our work with the state-of-art SPADs; and Section V concludes the paper.
II. DESIGN AND IMPLEMENTATION
The circular SPAD designed for a 12 μm active diameter is presented in Fig. 1 . In this design the main junction (also referred to as active area) was engineered to be between p + and deep nwell-2. (Note: In this article deep nwell-2 is referred to as deep nwell -DNW). The DNW having lower dopant concentration near the junction helps reduce tunneling noise and also enhances the spectral response with wider depletion than conventional designs. However, for wide depletion devices to maximize PDP higher excess bias is generally required [45] . To enable operation with higher excess bias, in this work guard ring was optimized not only to avoid premature edge breakdown but also to be effective for higher bias conditions. Buried-N enabling substrate isolation provides contact to DNW, avoiding the necessity to counter dope guard ring with DNW/nwell as in [38] , [40] , [46] . The counter doping was avoided to improve guard region's effectiveness and to provide an epitaxial layer around the guard ring thereby increasing its breakdown voltage. For the presented design the breakdown voltage of the guard ring is 35.7 V which is 12.2 V higher than the main junction (see Fig. 2 ). Thus for the presented design, the device can be operated until 12 V of excess bias without the guard region entering into breakdown. Note: the guard region breakdown voltage measurements were performed on a test structure designed identically to the reported SPAD but without DNW.
III. DEVICE CHARACTERIZATION
A. Experimental Setup
SPADs when operated above breakdown (Vbd) by a certain excess bias (Ve) voltage, develops a high current on single photon detection. To avoid device thermal breakdown and to recharge the device to its original operating condition, quench and recharge circuitries are required. In this work, device characterization was performed using external resistor, quench and recharge, shown in Fig. 3 . In the present configuration, a fast comparator detects an avalanche event; a field programmable gate array (FPGA) directs the tri-state buffer to quench the device for a certain time (programmable) and then to recharge. The programmable quench time feature of this design facilitates the device characterization to be performed with various dead times.
In this setup, the avalanche is quenched initially using the resistor, which then is taken over by the active quenching circuitry after a loop delay time. The loop delay measured from avalanche ignition to the start of active quenching is around 7 ns. Rise and fall time of the level translator along with the parasitic capacitance seen at anode, results in a minimum attainable dead time of 300 ns.
B. Dark Count Rate
Dark count rate (DCR) is the measure of parasitic avalanche current pulses observed in the dark. As stated in [47] , the DCR measurements involve the characterization of primary and secondary pulses. Primary pulses (or Primary DCR) are random avalanche triggers attributed to the natural process of carrier generation, which could be either due to thermal generation or band-to-band tunneling, or a trap assisted processes, or a combination of them. Secondary pulses (also known as afterpulses) on the contrary, are correlated to primary pulses in time, and are due to trapping and de-trapping of a carrier created during the previous avalanche.
1) Secondary Pulse/Afterpulsing Characterization: To characterize the primary DCR in isolation to secondary pulses, DCR characterization was performed in two stages. In the first stage, secondary pulses were characterized using the inter-arrival time histogram method as devised in [48] . In this measurement, avalanche inter-arrival statistics were collected, with the dead time tuned to 300 ns; this is the minimum attainable dead time using the measurement setup of Fig. 3 . Due to the presence of afterpulses a deviation from the expected exponential distribution is observed (Fig. 4) . Using external quenching and recharge, the afterpulsing probability was measured to be 0.03% at 2 V excess bias and 0.3% at 10 V. The observed increase in afterpulsing probability with excess bias is due to the increase in charge flow that leads to the increase in carrier trapping probability.
Further, the histogram developed with avalanche inter-arrival time, shown in Fig. 4(a) reveals that, even at 10 V excess bias, afterpulsing reduces to a negligible value within 1 μs of interavalanche time. Hence, configuring the setup with dead time higher than 1 μs, it is possible to eliminate afterpulsing from primary DCR characterization.
2) Primary DCR Characterization: To isolate primary pulses from secondary ones, a dead time of 10 μs was used. The measurement results evaluated for three different dies at 25 C is shown in Fig. 5 . Though a statistical variation in count rate was observed in different devices, no outlier or high DCR SPAD was found. Further, detailed characterization performed for one of the devices at various temperatures (Fig. 6) suggests an onset and increase in tunneling contribution roughly after 6 V excess bias and Shockley-Read-Hall contribution at low voltages.
A total DCR including primary and secondary pulses measured with 300 ns dead time is presented in Fig. 7 . The observed DCR of 0.15 Hz/μm 2 at 2 V excess bias and 12.84 Hz/μm 2 at 10 V excess bias is comparable to the state-of-art CMOS SPADs (see Section IV.).
C. Photon Detection Probability
The photon detection probability of the device was measured at various bias conditions and for incident light wavelengths from 400 to 860 nm is presented in Fig. 8 . The presented 12 μm active diameter device attains peak sensitivity of 47.6% PDP at 480 nm wavelength when biased at 10 V excess bias. Further, the device achieves >40% PDP from 440 to 620 nm, and >30% from 420 to 680 nm at 10 V excess bias. The achieved wide PDP profile is attributed to the wide depletion in DNW and to the device design, facilitating operation at higher excess bias. Furthermore, for the presented device rate of increase in PDP tends to decrease at higher excess biases (see Fig. 9 ), implying that by biasing the SPAD over 6 V excess bias can result in reducing the impact of breakdown and supply voltage variations on PDP, thus achieving virtually ideal photo response non uniformity across the array when realized in imagers.
Electric field simulation (see Fig. 10 ) performed using MEDICI at device breakdown supports our expectation of wide depletion in DNW. Further, the impact of guard ring diffusion resulting in active area reduction is also highlighted in the simulation results. However, it has to be noted that the impact of guard ring diffusion was not considered in evaluating PDP.
D. Timing Jitter
In this measurement a laser source operated at 40 MHz emitting light pulses within few picoseconds of timing jitter was used along with the neutral density filters to attenuate light to single photon level. Under such experimental conditions, the time difference between the laser output trigger and the SPAD raising edge was measured using a Lecroy 8600 A oscilloscope. The measured statistical distribution of the time difference was used in estimating the device jitter in terms of full width half maximum (FWHM).
Jitter measurements performed using two different lasers emitting 405 and 637 nm wavelength light is presented in Figs. 11 and 12 for various excess biases. Note: in Figs. 11 and 12, measured counts were normalized and peaks were shifted in time to show the impact of timing jitter on excess bias. In contrast to the timing response obtained with the blue laser, for the red laser a slow exponential tail was observed. The presence of a slow exponential tail is due to the photocarriers created in the quasi-neutral region (towards the lower end of the DNW) diffusing toward the depletion region. At higher excess bias, jitter reduces due to the increase in field strength. However, in addition to device jitter, the estimated jitter presented in Fig. 13 includes the jitter contributions from the laser (25 ps for blue and 37 ps for red), external circuitry and also from the oscilloscope. Using the experimental setup as explained in Section A, we were able to obtain 70 ps FWHM at 10 V excess bias and 86 ps FWHM using a 405 and a 637 nm laser, respectively.
IV. STATE-OF-THE-ART COMPARISON
Figs. 14(a) and (b) present the spectral response of various DSM CMOS SPADs reported in literature. As can be seen from the plot, the SPADs designed with substrate acting as anode or as a photon collection region [41] - [43] exhibit a wider PDP profile than other devices [37] - [40] , [49] - [52] . However, these solutions have several drawbacks, most importantly their lack of isolation (thus giving rise to crosstalk) and the need for decoupling high voltage signals from low-voltage front-end electronics (thus hindering miniaturization and, possibly, reproducibility in a mass-production setting).
Among various substrate isolated devices, SPADs designed with p + /nwell junctions, as reported by Bronzi et al. [40] , Leitner et al. [52] , Niclass et al. [38] and Gerbach et al. [37] , have resulted in narrower PDP profiles due to the formation of a shallower junction. Although, Richardson et al. [39] improved DCR by design using pwell/deep nwell junction, the device spectral response remained identical to conventional designs [37] , [38] , [52] , [53] . A similar to Richardson's et al. [39] , designed in high voltage CMOS process by Wu et al. [49] has resulted in a wider PDP profile due to the use of lightly doped high voltage pwell. However, the peak PDP is <25% even at 15 V excess bias. The device presented in this work attains >40% PDP from 440 to 620 nm wavelength at 10 V excess bias, to the best of our knowledge the achieved performance is superior to any other substrate isolated CMOS SPAD reported in the literature.
Further, the device noise performance compared with the state-of-art in Fig. 15 , shows that the noise performance attained in this work is better than most of the CMOS SPADs and it is comparable with the devices presented in [49] and [42] . A signal-to-noise ratio comparison performed for various DSM CMOS SPAD is presented in Fig. 16. (A comprehensive performance analysis of published SPADs is freely available in http://aqua.epfl.ch/spads.) 
V. CONCLUSION
In this work we present SPADs with isolated substrate with a PDP that is extended above 40% in the 440-620 nm spectral range. Thanks to careful guard ring design enabling device operation until 10 V excess bias and to a wide depletion region achieved using DNW. To the best of the author's knowledge the presented device surpasses the performance of DSM CMOS SPADs with substrate isolation. However, a major challenge that we foresee is the circuit integration considering the device capability to operate until 10 V excess bias. Though in [42] circuitry designed using 130 nm CMOS technology was shown to operate until 10 V excess bias, we are currently working on various techniques to realize high excess bias operation.
